Abstract-With the scaling of complementary metal-oxidesemiconductor (CMOS) technology into the nanometer regime, the overshooting effect due to the input-to-output coupling capacitance has more significant influence on CMOS gate analysis, especially on CMOS gate static timing analysis. In this paper, the overshooting effect is modeled for CMOS inverter delay analysis in nanometer technologies. The results produced by the proposed model are close to simulation program with integrated circuit emphasis (SPICE). Moreover, the influence of the overshooting effect on CMOS inverter analysis is discussed. An analytical model is presented to calculate the CMOS inverter delay time based on the proposed overshooting effect model, which is verified to be in good agreement with SPICE results. Furthermore, the proposed model is used to improve the accuracy of the switch-resistor model for approximating the inverter output waveform.
long channel transistors, the overshooting effect is seldom of importance in digital circuits and is only of major importance in analog circuits [1] . Traditional gate delay models [2] [3] [4] [5] [6] associate a constant delay to an output-load related characteristic of its size and input signal transition time without taking into account the influence of the input-to-output coupling capacitance. Similarly, the CMOS gate switch-resistor model in [7] and the short-circuit power estimation model in [8] also ignored the influence of overshooting effect.
With the scalingof CMOS technology into submicronmeter features sizes, the overshooting effect becomes significant and thus begin to be considered in CMOS gate analysis. In [9] [10] [11] [12] [13] [14] [15] [16] , the nonlinearity induced by the input-to-output coupling capacitance is taken into account for gate delay models. In [17] , [18] , the power consumption estimation models of CMOS buffers were given accounting for the influence of the input-to-output coupling capacitance in submicronmeter technologies. Since the overshooting time becomes one of important parameters for CMOS gate timing analysis or power consumption estimation, several empirical models have been proposed to estimate overshooting time. In [12] , an expression was derived to compute the CMOS gate delay time while the step input delay time was required. In [18] , an empirical model was proposed to estimate CMOS gate power consumption. However, these models are still not accurate enough in various conditions.
As CMOS technology enters nanometer regime, the overshooting effect due to the input-to-output coupling capacitance becomes more significant and cannot be neglected anymore because it has much influence on CMOS gate analysis including CMOS circuit timing prediction, power estimation, and output waveform approximation. However, there has been still few researches to focus on the overshooting time estimation in nanometer technologies. It has been customarily assumed as constant values or zero. Therefore, it is necessary to develop an accurate model of overshooting time suitable for CMOS gate analysis. At the same time, it is also required to improve conventional CMOS gate delay models when the increasing influence of the input-to-output coupling capacitance is considered.
In this paper, the overshooting effect due to the inputto-output coupling capacitance is modeled for the CMOS 0278-0070/$26.00 c 2010 IEEE inverter delay analysis in nanometer technologies. By using the proposed overshooting time model, an analytical delay model is presented for CMOS inverters, and an improved switch-resistor model is given to approximate the inverter output waveform. The major contributions of this paper are as follows.
1) The overshooting effect of CMOS inverter due to inputto-output coupling capacitance is demonstrated to have much influence on CMOS gate timing analysis.
2) The overshooting effect is modeled for the CMOS inverter analysis in nanometer technologies. The overshooting time predicted by the proposed model is verified with 32 nm predictive technology model (PTM) [21] , [22] to be close to simulation program with integrated circuit emphasis (SPICE). Since the linear approximation for MOS transistor drain current is used, the proposed model can eliminate numerical iteration, and thus results in short calculation time.
3) The proposed model is verified to be applicable to various device models such as 32 nm PTM high-k/metalgate model [21] , [22] . 4) An analytical model is proposed to calculate the CMOS inverter delay time based on the overshooting effect model, and is verified to be in good agreement with SPICE results. 5) The practical application of the proposed overshooting effect model is shown to improve the accuracy of the switch-resistor model. The simulation results show that the switch-resistor model using the proposed overshooting time model can accurately predict the CMOS inverter output waveform. The rest of this paper is organized as follows. The problem formulation is described in Section II. The proposed analytical model of overshooting time is given in Section III. CMOS inverter delay model considering the overshooting effect is shown in Section IV, and the switch-resistor model considering the influence of the coupling capacitance is given in Section V. This paper is concluded in Section VI. Fig. 1 shows a CMOS inverter with capacitive load C L , where the input-to-output coupling capacitance C M is considered. Fig. 2 shows the output voltage V out of CMOS inverter for a falling input V in using CMOS 32 nm PTM model [21] , [22] . t 50 is the time for the gate output voltage from the initial point to 50% V DD point and t 50 consists of the following two parts.
II. Preliminaries
1) Overshooting time t ov , which is caused by the input-tooutput coupling capacitance as shown in Fig. 2 . 2) Gate output waveform rise time t r from t = t ov to 50% V DD point. We thus have
The gate propagation delay t D is defined as the time interval from V in = V DD /2 to V out = V DD /2. From Fig. 2 , we can obtain the gate delay as
It is known that CMOS gate output waveform t 50 in nanometer technologies consists of two main parts. One is the output rise time t r . The other is the overshooting time t ov which is generally ignored in traditional research. The delay time t D is thus expressed as
Fig . 3 shows the rise time t r and the overshooting time t ov for various inverter sizes using the same 32 nm process model. The negative channel metal-oxide-semiconductor (NMOS) width W n varies from 80 nm to 800 nm with W p = 2W n . Both positive channel metal-oxide-semiconductor (PMOS) and NMOS transistor length L is 40 nm. The capacitive load C L is equal to 0.01 pF, and the input signal transition time t in is 50 ps. From Fig. 3 , it can be seen that the rise time decreases greatly as the inverter width increases. The overshooting time t ov , in contrast, changes little with the increase of inverter size. [23] . The transistor length L is the minimum feature size. The widths of all PMOS transistors W p are ten times of L while W p is two times of W n . The load capacitance C L is 0.01 pF. The input transition time t in is also 50 ps. From Fig. 4 , it is clearly shown that both times t D and t ov decrease with the scaling of the process technologies. However, the ratio of t ov /t D increases from 151% at 130 nm process to 202% at 22 nm process.
Therefore, it is inferred from the simulation results in Figs. 3 and 4 that the overshooting time t ov becomes one of the most dominant parts of the output waveform of the CMOS inverter as the process technologies enter nanometer regime. Moreover, the overshooting time t ov contributes much more to t 50 when the inverter size increases. Consequently, the overshooting effect has more significant influence on CMOS inverter analysis, especially on static timing analysis in nanometer technology.
Currently, the use of delay models for performance cellbased delay calculation has become an industry standard in practical delay calculation tools. As cells are connected together by interconnect wires, the delay time of CMOS circuits between the input signal to output signal is just the sum of the delay time of each cell. Since the overshooting time t ov is one of the most important part of the delay time, the total overshooting time of each cell is also accumulated in the delay time estimation.
To illustrate this, a chain of five inverters is used to observe the output waveform of each inverter as shown in Fig. 5 . It can be seen that the overshooting time of the first gate propagates from stage to stage before it arrives the last one. The time when the output voltage V out 5 begins to fall from V DD to ground is It is clearly shown that the overshooting time is one of dominated parts in the inverter delay time estimation. Therefore, it is necessary to develop an accurate model for overshooting effect for the CMOS inverter analysis in nanometer technologies.
III. Modeling the Overshooting Effect
The differential equation for the CMOS inverter of Fig. 1 loaded by a coupling capacitance C M can be described as
where C L is the output capacitive load including the inverter diffusion capacitance, the interconnect wire capacitance and the load gate input capacitance. Also, V out and V in are the gate output and input voltages, respectively. I p and I n are the PMOS and NMOS transistor currents, respectively. Here, the differential equation is solved only for the falling input ramp. Similar expressions can be derived for the rising input ramp. The input voltage for the falling input ramp is expressed as
where t in is the input falling time. The value of C M in input high state consists of the side-wall capacitance of both transistors drain and the gate to drain overlap capacitance of NMOS transistor in the linear region [18] 
where W p eff and W n eff are PMOS and NMOS effective channel widths, respectively, while L n eff is the NMOS effective channel length. Also, X Dp and X Dn are the gate-drain underdiffusion for PMOS and NMOS transistors, respectively. C ox is the gate-oxide capacitance per unit area. Leakage current in deep-submicrometer regimes is becoming a significant contributor to power dissipation of CMOS circuits as threshold voltage, channel length, and gate oxide thickness are reduced [24] . Fig. 1 shows an NMOS transistor considering leakage currents, which include the oxide tunneling current I 1 , the subthreshold leakage I 2 , the reverse-bias pn junction leakage I 3 , and so on. Commonly, the leakage components have very important influence for estimation and reduction of leakage power, especially for low-power applications. For the overshooting effect analysis, however, its influence is very small and can be ignored in the proposed method because the current components in (4) are much larger than the leakage currents.
In the proposed model, we firstly define two time points t TP and t v min . As shown in Fig. 6 , t TP is the time when the PMOS transistor is on and t TP = (|V TP |/V DD )t in , where V TP is the threshold voltage of PMOS transistor. Also, t v min is the time when the output voltage is at its minimum. Then the overshooting period can be divided into following two parts. 1) t TP ≥ t > 0: PMOS transistor is off. The voltage of the capacitance C L decreases from zero due to a partial discharge through coupling capacitance. 2) t ov ≥ t > t TP : PMOS transistor begins to conduct and the PMOS current I p charges the load capacitance C L . Then the voltage of the load capacitance increases. Once the output voltage goes up to zero, the NMOS current I n becomes positive.
A. Proposed Model for t ov
At the time t = t ov , the charge of C L is zero and the gate output waveform rises from zero. Therefore, we have
where Q 1 is the charge flowing out of C L , and Q 2 is the charge flowing into C L during the overshooting time.
We rearrange (4) as where I C L is the load current and I CM is the current flowing through the coupling capacitance Fig. 7 shows the load current I C L during the overlapping period. As shown in Fig. 7 , the load current I C L can be assumed as linear during the charge time t > t v min , that is verified to be valid by SPICE simulations for various simulation conditions. Therefore, we can derive a simple expression for Q 2 as
where I C L (t ov ) is the output load current when t = t ov . Since Q 1 = Q 2 , we obtain
where the second term t v min corresponds to the discharge time and the first term 2Q 1 /I C L (t ov ) corresponds to the charge time.
When t = t ov , the drain current I n should be zero because the drain-source voltage V DS of NMOS transistor is zero. Also, due to dV in /dt dV out /dt during overshooting period, I C L (t ov ) can be expressed as
where I p (t ov ) is the PMOS transistor current when t = t ov .
From (10) and (11), it is seen that the overshooting time t ov is determined by Q 1 , t v min and I p (t ov ). In the following, we will show the detailed description of these three terms.
When t ≤ t TP , the PMOS transistor is cut off. Since V DS V GS , the NMOS transistor drain current can be simply expressed as [1] 
where K is the transconductance parameter, V GS is the gateto-source voltage and V TN is the NMOS transistor threshold voltage. Therefore, we have the expression
where 
Because of V out (t v min ) ≈ V out (t TP ), the charge Q 1 is obtained from the output voltage and expressed as
When t = t v min , since dV out /dt = 0, the current flowing into capacitance load is zero. Therefore, from (4) we can derive the PMOS transistor current when t = t v min as
where I n (t v min ) is the NMOS transistor current when t = t v min .
Since the value of V out (t v min ) is close to V out (t TP ), I n (t v min ) ≈ I n (t TP ). Then substituting (14) into (12), we obtain
The assumption in (17) is reasonable because its accuracy is determined mainly by the approximation for V out (t v min ). As shown in Fig. 8 , the α-power approximation is very close to SPICE simulation to predict the PMOS transistor current. Thus, the α-power metal-oxide-semiconductor field effect transistor (MOSFET) model [4] is used to calculate t v min , and is written as
where I D0 is the drain current in saturation at V GS = V DS = V DD , α is the velocity saturation index and V GS is a function of t v min . Note that although α-power MOSFET model was proposed for submicronmeter transistor, it is still helpful to model the transistor drain current in nanometer technologies, especially when the drain-source voltage is almost constant such as during the overshooting effect period. In this paper, α is assumed as 1.57 for 32 nm PTM model, which is verified by SPICE simulation results. Thus, we obtain the expression of t v min
In (10) , I C L is also determined by t ov . Although the α-power MOSFET model or some other more accurate models can be used to obtain t ov , the solution of such a nonlinear problem will result in complicated computation. To avoid numerical procedures, an initial value for t ov is first solved by using a linear transistor drain current model, as shown in Fig. 9 . Note that V G is the PMOS gate voltage when t = t ov and the transistor current is described as
where V TPL is the equivalent threshold voltages. The value is obtained by extending the line and intercept with x-axis. Also
Through (10), (11), and (20), we can obtain 
where
Here, Q 1 and t v min are obtained using (15) and (19) . Table I shows the calculation results for t ov with (23). It is inferred that the model using linear assumption for PMOS drain current is still not very accurate to estimate the overshooting time. Therefore, another step is given to improve the accuracy. Substituting the initial t ov of (23) into α-power MOSFET model, the new drain current I p is solved. Then using (10) and (11), the new value for t ov is finally obtained. It is clearly demonstrated from Table I that the error to predict t ov is reduced significantly by using the improved method. It is possible to improve the accuracy further by using iterative computation based on new t ov . However, the calculation time will increase because of numerical procedures. Moreover, the proposed method using only two steps is accurate enough to calculate the overshooting time.
B. Simulation Results
We have applied the proposed method to the CMOS inverters to further verify its appropriateness with the same CMOS 32 nm PTM model. Note that the length of all NMOS and PMOS transistors are set to be L n = L p = 40 nm. And the ratio of PMOS width to NMOS width is W p /W n = 2/1. Fig. 10 plots the results of overshooting time versus transistor widths which vary from 40 nm to 400 nm. Results show that the overshooting time t ov decreases a little when the gate size increases. Moreover, it is seen that the presented model matches very well with SPICE simulations within 1.6% error for various simulation conditions. Fig. 11 shows the results of the proposed model and SPICE simulation with respect to the various capacitive loads. The capacitive load varies from 0.02 pF to 0.2 pF. Simulation results show that the overshooting time t ov increases a little against the capacitive load. The proposed model provides a good estimation of the overshooting time for small and large capacitive loads within 3.01% error. to various input signal transition times. Note that the model was proposed in [18] for CMOS gate power estimation, and was also used to predict CMOS gate delay time in [16] . In Fig. 12 , the input signal transition time ranges from 20 ps to 300 ps. Also the width of NMOS transistor W n is 80 nm while the capacitive load is 0.01 pF. It can be observed that the presented analytical model for the evaluation of the overshooting time gives results close to those derived from SPICE simulations with 2.06% average error. Moreover, the prediction result of the model in [18] is not accurate compared with SPICE simulation with 19.72% average error.
From the simulation results in Figs. 10-12 , it is clearly demonstrated that the proposed model is accurate for predicting the overshooting time t ov in various conditions.
C. High-k/Metal-Gate Model
Since the gate oxide leakage current is increasing with decreasing SiO 2 thickness, its scaling is becoming exceedingly difficult. With further scaling, the high-k gate dielectrics and metal gate electrodes will be required for high-performance and low-power CMOS applications. Much work has been done for high-k/metal-gate transistors in [25] , [26] recently. In this paper the proposed overshooting model is also applied to the inverter constructed with high-k/metal-gate transistor, where the 32 nm PTM high-k/metal-gate models for highperformance applications (PTM HP) and for low-power ap- plications (PTM LP) [20] , [21] are utilized in the SPICE simulation. Fig. 13 shows the results of the proposed model and SPICE simulation with respect to the various capacitive loads, where 32 nm PTM HP model is used. The capacitive load varies from 0.02 pF to 0.2 pF. Simulation results show that the proposed model provides a good estimation of the overshooting time for various capacitive loads within 3.31% error. Figs. 13 and 14 demonstrate that the proposed model is applicable to predict the overshooting time of CMOS inverters for various device models such as the high-k/metal-gate model.
IV. CMOS Inverter Delay Analysis
In this section, the CMOS inverter delay analysis in nanometer technologies is discussed with considering overshooting effect because the delay time is one of the most important parameters for very-large-scale integration (VLSI) circuit performance.
As shown in (3), the delay time t D in nanometer technologies can be obtained if the overshooting time t ov , the rise time t r and the input signal transition time t in are known. Generally, the transition time t in is given in delay calculation. In previous section, we have proposed an analytical model for the overshooting time t ov . In the following, we will obtain the analytical expression of the rise time t r . Fig. 15 shows the output voltage and output current through capacitive load C L for CMOS inverter in Fig. 1 . It is seen that the output currents I CL can be approximated linearly in order to simplify the analysis. Since the area with fill in Fig. 15 is just the total charges stored in capacitor C L , we can obtain
A. Delay Model
Therefore, we can derive the expression for t r as (26) where I t ov CL , I t in CL are the load currents flowing through C L at the times t ov , t in in Fig. 15 , respectively. Here, I t ov CL can be obtained using (11) . Commonly the PMOS transistor works in saturated region because |V GS − V TP | < V DS . Thus, the current I t in CL can be approximated as the current I D0 of PMOS transistor. Then substituting (23) and (26) into (3), we can obtain the delay time of CMOS inverter.
In some cases, for example, when the load capacitance becomes very small or the input signal transition time is very slow, the t 50 obtained using (23) and (26) will be smaller than t in . Then the load current is difficult to predict, and the above analysis is not accurate to calculate the rise time. However, as described in [1] , the rise time t r is linearly changed with the input transition time t in . Fig. 16 shows the rise time t r versus the input transition time t in using the same 32 nm PTM model. It is seen that the rise time t r almost increases linearly with t in . Fig. 16 indicates that the linear approximation is close to the simulation results. Therefore, the rise time t r for t in > t 50 can be approximately expressed as (23) and (27) into (3), the delay time is then obtained for t in > t 50 .
B. Simulation Results
The proposed analytical delay model is first verified with 32 nm PTM high-k/metal-gate models for high-performance applications (PTM HP) and for low-power applications (PTM LP) [21] , [22] . Fig. 17 shows the comparisons with various NMOS widths from 80 nm to 800 nm with 32 nm PTM LP model. Fig. 18 shows the comparison with respect to the various capacitive load from 0.02 pF to 0.24 pF with 32 nm PTM HP model. From  Figs. 17 and 18 , it is known that the proposed model is close to SPICE simulation to predict the inverter delay time for various simulation conditions.
The following shows the comparisons of the proposed model with the conventional method in [12] and SPICE simulation. Note that the step input delay times in [12] are obtained from SPICE simulation results. Also pseudoempirical coefficients for delay model are extracted from simulations. [12] for various capacitive loads. Fig. 21 . Comparison of the proposed method with SPICE, [12] , and the simple model for various input signal transition times. [12] is used, the error is from 6.71% to 19.57%. Fig. 21 shows the comparison with various input signal transition times from 20 ps to 220 ps. In Fig. 21 , the sizes of inverter transistors are W p /W n = 4µm/2 µm and the capacitive load C L is 0.05 pF. From Fig. 21 , it can be inferred that the proposed method is close to the SPICE simulation with 3.66% average error. The method using the overshooting model in [12] has a 9.66% average error with the increase of the input signal transition time.
From Figs. 19-21, it can be seen that the delay time can be reduced greatly by using large inverter sizes. The delay time increases with respect to capacitive load and input transition time. Since the proposed overshooting effect model is close to SPICE simulation results very well, the proposed analytical model can accurately predict the delay time of CMOS inverter in nanometer technologies.
V. Switch-Resistor Model
In this section, the application of the proposed overshooting time model is discussed to improve the accuracy of the switchresistor model. Fig. 22 shows a CMOS inverter driving capacitive loads. The inverter can be modeled as a linear resistor with ramp input voltage for CMOS VLSI circuit analysis, which is called as switch-resistor model. With the scaling of CMOS technology into the nanometer regime, the overshooting time increases and becomes one of the most important parts of CMOS gate output waveform. In [19] , the authors proposed a generalized CMOS gate delay model where a shift time t 0 is added to ramp input signal to improve the switching-resistor model. Similar work was also done in [20] . However, the shift time t 0 is not given.
In this paper, the accuracy of the switch-resistor model is improved while the overshooting effect is considered as shown in Fig. 23 . For a ramp input signal V in (t) with t in applied to CMOS inverter, the input signal in the improved model is changed as V in (t) composed of a shift time t ov and the ramp input with the same t in . For the improved model, firstly t ov is obtained using the proposed model to calculate the overshooting time. Fig. 24 shows the comparison of SPICE simulation and the improved switch-resistor model to predict the output waveform of an inverter with capacitive loads. Note that the linear resistor in the switch-resistor model is derived by using the SPICE simulation results. From Fig. 24 , it can be seen that the improved switch-resistor model can accurately predict the inverter output waveform. Here, the same 32 nm PTM model is utilized in the simulation results. Fig. 25 shows the simulation results of the inverter when capacitive loads are 0.08 pF, 0.14 pF and 0.25 pF, respectively. From Fig. 25 , it can be seen that the switch-resistor model can capture the output waveform of the CMOS inverter with various capacitive loads.
Therefore, the switch-resistor model with the proposed overshooting effect model can be used to predict the output waveform of CMOS inverters. Moreover, the accuracy of switch-models can be enhanced with the assistance use of the transistor-level parameters.
VI. Conclusion
The overshooting effect becomes much larger and cannot be neglected for VLSI analysis with the scaling of CMOS technology into nanometer. In this paper, an effective analytical model has been proposed to estimate the overshooting time for the CMOS inverter delay analysis in nanometer technologies. The accuracy of the proposed model has been proved to greatly agree with SPICE simulation results. Moreover, based on the proposed overshooting time model, an analytical gate delay model has been presented, which is verified to be agreement with SPICE results very well. Furthermore, the accuracy of the switch-resistor model has been improved to predict the inverter output waveform. 
